.1.	E 10		SHEET 1 OF 1
(10)	FORM BYO-1449  U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE  INFORMATION DISCLOSURE STATEMENT	ATTY. DOCKET NO. IMEC280.001AUS	APPLICATION NO. 10/621,044
	BY APPLICANT	APPLICANT Collaert, et al.	
	(USE SEVÉRAL SHEETS IF NECESSARY)	FILING DATE July 15, 2003	GROUP 2814

U.S. PATENT DOCUMENTS							
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS,	FILING DATE (IF APPROPRIATE)
7.3	1	6,118,161	09/12/00	Chapman, et al.	_		<del> </del>
Q. T	2	6,207,511	03/27/01	Chapman, et al.			
C. T	3	6,252,284 B1	06/26/01	Muller, et al.			

EXAMINER INITIAL		OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)			
T.D	4	Choi, et al., "Nanoscale CMOS Spacer FinFET for the Terabit Era", IEEE Electron Device Letters, vol. 23, no. 1, pp. 25-27, (January 2002).			
b	5	Choi, et al., "Sub-20nm CMOS FinFET Technologies", IEEE, pp. 421-424, (2001).			
	6	Hisamoto, et al., "A Folded-channel MOSFET for Deep-sub-tenth Micron Era", International Electron Devices Meeting, pp. 1032-1034, (1998).			
	7	Huang, et al., "Sub-50 nm P-Channel FinFET", IEEE Transactions on Electron Devices, vol. 48, no. 5, pp. 880-886, (May 2001).			
	8	Kedzierski, et al., "High-performance symmetric-gate and CMOS-compatible V <sub>t</sub> asymmetric-gate FinFET devices", IEEE, pp. 437-440, (2001).			
C.T	9	European Search Report dated December 17, 2002 for European Application No. 02 44 7135.1.			

S:\DOCS\MMA\MMA-7624.DOC/cfg/101403

EXAMINER	T. DANG	DATE CONSIDERED	18	/12	104
					<del>/</del>